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Abstract 
Two commercial 1.2 kV SiC MOSFETs have been extensively characterised from 30 to 320 K.  The 
temperature dependence of their I/V characteristics, threshold voltage, and breakdown voltage has 
been examined and are presented in this paper. Overall, the measured characteristics of both devices 
demonstrate very similar temperature dependencies and it is shown that below ~100 K any further 
decrease in temperature has little effect on any of the tested characteristics. Increasing temperature 
beyond 100 K results in a decrease in drain current for a given drain-source and gate-source voltage, 
a decrease in threshold voltage, and an increase in breakdown voltage. Successful attempts have been 
made to model the results of these tests by applying theories found in the literature.  
Introduction 
SiC MOSFETs have several demonstrated advantages over comparable Si power electronics devices, 
particularly for use in high voltage and extreme-environment applications. Work involving 
commercial SiC power devices available today has so far demonstrated their high temperature 
characteristics, showing them to operate beyond 200 °C [1]. However despite growing commercial 
forces from the Space and super-cooled electronics industries just a handful of studies have 
investigated the behaviour of these devices in extreme-low temperatures down to 70 K [2], and even 
fewer have ventured below 50 K [3-4]. 
The aim of this work is twofold. Primarily it is to assess the suitability of commercially available 
SiC devices for use in applications, such as the aforementioned, that involve the exposure of power 
electronics circuitry to cryogenic temperature conditions. Secondly, it is to gain some insight into the 
device physics that occur in SiC MOSFETs that leads to the temperature dependencies observed 
during the course of this study. 
In order to meet these objectives the threshold voltage, breakdown voltage, and I/V characteristics 
of two commercially available 1.2 kV n-channel SiC MOSFETs, Device A (Cree CMF20120D) and 
Device B (Rohm SCT2080KE), have been measured from 30 to 320 K using a Tektronix 371b Curve 
Tracer. Changes observed in the characteristics of each device with respect to temperature have 
subsequently been modelled by applying parameters and expressions found in the literature. 
Experimental Set-up 
The device characterisation process was carried out using a temperature-controlled ‘cryogenic’ 
vacuum chamber, in which a packaged device could be mounted and exposed to environmental 
temperatures between ~20 and 320 K. These temperatures were achieved using a closed cycle liquid-
helium chiller, and a Lake Shore temperature controller. With connections made between the gate, 
source and drain of the device under test at the cold head, and the outside of the chamber, a Tektronix 
371b Curve Tracer was used to carry out the electrical measurements. 
 
 Results and Discussion 
I/V Characteristics: A selection of the I/V characteristics of each device measured at gate-source 
voltages between 10 and 20 V are shown in Figure 1. In the case of each device, a decrease in 
temperature gives rise to a decrease in drain current (IDS) for given drain-source (VDS) and gate-source 
(VGS) voltage conditions. For example, with respect to device A at VGS=10 V and VDS=5 V the 
measured drain current was 3.5 A greater at 320 K than at 30 K.  This occurs due to the temperature 
dependence of the threshold voltage, which we shall see in Figure 3, and hence when the device is 
fully turned on at VGS=20 V, the temperature dependence of drain the current appears to diminish, 
particularly in device B which demonstrate an increase in IDS of just 0.1 A from 30 to 320 K at 
VDS=1.12 V.  
Eq.1 displays the quadratic model for the output characteristics of a MOSFET [5] and was used to 
produce the results in Figure 2. Measured values of threshold voltage (VTH), shown in Figure 3, were 
used while β(T) and λ represent fitting parameters. 
 
IDS(T) = β(T)(VGS −
VDS
2
− VTH(T))(1 + λVDS)VDS                  (1) 
 
This model provides a reasonably close fit to empirical measurements of IDS when VGS=20 V and 
VGS=10 V where the linear and saturation regions are clearly defined, but fails to reproduce the 
gradual saturation of drain-current as VDS is increased which is prominent when VGS = 15 V. This 
behaviour may arise as a result of electron scattering effects caused by charge trapped at the SiC/SiO2 
interface when the narrower width of the n-channel at lower gate-source voltages causes a greater 
proportion of electrons to flow closer to the interface charge traps [6]. 
Figure 1: I/V characteristics of device A (left) and device B (right) measured with gate-source 
voltages of 20 V, 15 V and 10 V, at temperatures of 30 K, 100 K, 200 K, and 300 K. 
 
Figure 3: Measured threshold voltage of Device A 
(red crosses) and Device B (blue crosses) along with 
data modelled using eq.2 
Figure 2: Measured (circles) and modelled 
(lines) I/V characteristics of device A at 30 K 
 
  
  Threshold Voltage: Threshold voltage was extracted from the transfer characteristics of each 
device, measured under a constant drain-source voltage of 10 V, using the constant current method 
presented in [7]. VTH was taken to be the gate-source voltage at which IDS=2 mA 
As shown in Figure 3, the threshold voltage of each device decreases non-linearly as temperature 
is increased. Between 30 and 150 K the threshold voltage of both Device A and Device B remained 
relatively constant whilst any increase in temperature beyond 150 K yielded a decrease in threshold 
voltage down to minima of 3.82 V and 4.0 V in Devices A and B respectively.  
Eq.2 is a an expression for threshold voltage in which ΨMS is the metal-semiconductor work 
function difference, QB is the zero-bias depletion region charge under the gate oxide, and ϕB is the 
potential barrier height under the gate oxide. Using an acceptor dopant concentration (NA) of 1.8x10
17 
cm-3 and oxide capacitance (COX) of 69 nFcm
-2 [8] while neglecting the effect fixed oxide charge (QF) 
and the temperature dependent charge contained within interface traps (QIT), the dashed line in Figure 
3 was generated  [9]. However, the presence of charge at the SiC/SiO2 interface may offset threshold 
voltage and by using [QF + 𝑄𝐼𝑇(𝑇)] as a fitting parameter a close approximation to experimental data 
was achieved. In order to generate the solid lines in Figure 3 oxide charge densities in the range 0.16 
x1011 cm-2 at 150 K to 6.3 x1011 cm-2 at 320 K were extracted in the case of device A.  
 
 VTH = ψMS +
QB
COX
+ 2ϕB −
𝑞[QF+𝑄𝐼𝑇(𝑇)]
COX
                                                                                                   (2) 
 
Breakdown Voltage: Breakdown voltage 
was measured by applying a large drain-source 
voltage to a device whilst the gate and source 
terminals were shorted together, creating a 
reverse biased pn-junction. Breakdown voltage 
was said to be the drain-source voltage 
measured when IDS=1 mA. 
 As shown in Figure 4, the breakdown 
voltage of each device increased with 
temperature however this relationship was 
more prevalent in Device B which 
demonstrated a maximum breakdown voltage 
of 1774 V at 320 K compared to 1674 V seen in 
device A. Both devices maintained reasonably 
stable breakdown voltages at around 1650 V at 
temperatures below 100 K. There is little data in 
the literature to either support or question the observed decrease in temperature dependence as 
temperature is reduced below 100 K. One possible explanation for this is that heating effects from 
the movement of carriers in the presence of a large electric field, where a decrease in carrier mobility 
begins to limit any increase in mean free path, gives avalanche breakdown its positive temperature 
coefficient, as temperature is decreased [10]. 
An approximation of the ionization coefficient of a p-n junction undergoing avalanche breakdown, 
proposed by Fulop in [11] for Si abrupt junctions can be evaluated and written as eq.3 in which WD 
is the depletion layer width when breakdown occurs and ND is the donor dopant concentration. Eq.3 
gives avalanche breakdown voltage in terms of A and b which have been used in the literature as 
temperature dependent fitting parameters [2,12].  
 
𝑉𝐵𝐷 =
1
2
[
𝑏+1
𝐴
]
2
𝑏+1
[
𝑞𝑁𝐷
𝜀𝑆𝑖𝐶
]
(1−𝑏)
(1+𝑏)
                       (3)                                                           
 
Figure 4: Measured and modelled breakdown 
voltage of Device A (blue crosses) and Device B 
(red crosses) against temperature. 
 Assuming that 𝑏 = 5.8 + 1.2
𝑇
300
, empirical approximations found for A that give the fit shown in 
Figure 4 are 𝐴(𝐴) = 10
−31𝑒−
16.2𝑇
300  and 𝐴(𝐵) = 10
−31𝑒−
16.5𝑇
300  for devices A and B respectively. 
 
 
Conclusions 
Two commercial 1.2 kV SiC MOSFETs have been characterised from 30 to 320 K and have been 
shown capable of operation at cryogenic temperatures, however temperature dependencies have been 
observed and these should be taken into account when designing with devices similar to those used 
in this study. Threshold voltage has been shown to rise from its room temperature value by as much 
as 50 % at 30 K whilst breakdown voltage has been shown to decrease by as much as 5.5 % over the 
same temperature range. However, perhaps the most important changes to consider that have been 
demonstrated in both tested devices are the decrease seen in drain current with temperature at gate-
source voltages below 20 V and the increase observed in threshold voltage. To limit the impact of 
these temperature dependencies on a system utilizing these or similar devices as part of a switch-
mode power supply for example, the applied gate-source voltage should be sufficiently high, at least 
20 V based on the results shown in Figure 1 to ensure that a consistent current is supplied.  
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